



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/798,977

03/11/2004

Zenzo Oda

9319S-000682

5353

27572

7590

01/23/2006

HARNESSE, DICKEY & PIERCE, P.L.C.

P.O. BOX 828

BLOOMFIELD HILLS, MI 48303

EXAMINER

NGUYEN, VAN THU T

ART UNIT

PAPER NUMBER

2824

DATE MAILED: 01/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/798,977

Applicant(s)

ODA, ZENZO

Examiner

VanThu Nguyen

Art Unit

2824

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 December 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-8 is/are pending in the application.
- 4a) Of the above claim(s) 6 and 8 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 and 7 is/are rejected.
- 7) ☒ Claim(s) 2-5 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 July 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
- ☒ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>03/11/2004</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Election/Restrictions

1. Claims 6 and 8 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected Group II, there being no allowable generic or linking claim.

Election was made without traverse in the reply filed on December 12, 2005. Applicant is requested to cancel claims 6 and 8 in the next response.

2. Claims 1-5, 7 are present for examination.

Information Disclosure Statement

3. The information disclosure statement (IDS) submitted on March 11, 2004 has been considered. Ref. Desig. numbers 1 and 2 are replaced with their corresponding U.S. Patent numbers on the attached PTO-892.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1 and 7 are rejected under 35 U.S.C. 102(e) as being anticipated by Hidaka et al. (U.S. Patent No. 6,933,915, hereafter Hidaka).

Regarding claim 1, Hidaka discloses, in FIG. 1, a semiconductor integrated circuit comprising:

a memory cell having a port through which data is input to and output from a set of bit lines when a word line is driven (see RAM cell 53);

a write/read circuit connected with the port via the set of bit lines for writing data to the memory cell and for reading data from the memory cell (data I/O circuit 62);

a read circuit connected with the port via the set of bit lines for reading data from the memory cell (segment-electrode driver 10);

a CPU-system control circuit (not-shown CPU and I/F controller 60) that controls the write/read circuit so that a data write data programming or read operation (data programming or data retrieval) based on at least one of a inherent write request and a inherent read request from a CPU is performed for a first period (see CPU-access signal with timing period T2-T5 in FIG. 4); and

a display-system control circuit that controls the read circuit so that data to be supplied to a display panel is read for a second period which does not overlap the first period (e.g. see latch signal S_{L2} which controls read operation of segment-electrode driver 10 and out of phase with CPU-access signal in FIG. 4).

Regarding claim 7, Hidaka further discloses the memory cell is SRAM (see configuration of RAM cell 53).

Allowable Subject Matter

6. Claims 2-5 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

7. The following is a statement of reasons for the allowable subject matter:

Art Unit: 2824

The prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Hidaka and Engelhardt, taken individually or in combination, do not teach the claimed invention having the following limitations, in combination with the remaining claimed limitations:

As in claim 2: wherein the CPU-system control circuit includes a first circuit that activates a write control signal based on a write request signal sent from the CPU; a second circuit that activates a read control signal based on a read request signal sent from the CPU, and the display-system control circuit includes a third circuit that activates a display-data read control signal based on at least the write request signal and read request signal sent from the CPU and a display-data read request signal sent from a timing generator circuit.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VanThu Nguyen whose telephone number is (571) 272-1881. The examiner can normally be reached on Monday-Friday, 9:00am-5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2824

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

January 21, 2006



VanThu Nguyen
Primary Examiner
Art Unit 2824